


6m LDMOS FET PA

20W , + 48 dB gain


OVERVIEW

- NXP LDMOS power FET
 - AFT05MS031G
 - 500 MHz capable
 - 30 W capable
 - 29 dB gain (with feedback) at 50 MHz
- SGA-7389 driver
 - 2 GHz capable
 - 22 dBm capable
 - 22 dB gain
- Input attenuator to set gain (max gain: +48 dB)
- Output low pass filter
- Internal and external bias options
- 2.5" x 1.85" (0.04" FR4) board


20W POWER AMPLIFIER



PA SCHEMATIC



OUTPUT MATCH DESIGN




$$R_L = \frac{(V_{dd} - 1)^2}{2 P_{out}} = \frac{12.6^2}{40} = 4 \Omega$$


$$C_{OUT} = 50 \text{ pF}$$

SERIES EQUIV: $4 \Omega + 0.01 \mu\text{F}$


DRAIN (OUTPUT) MATCH



LOAD IMPEDANCE PERFORMANCE




INPUT MATCH DESIGN




- $21\ \Omega + 251\ \text{pF}$ is FET input (with FB)
- Measured through single section LC prematch
- De-embedded to gate
- Represented in series equivalent impedance form


GATE (INPUT) MATCH




SOURCE IMPEDANCE PERFORMANCE



PA LPF



LPF RESPONSE



SUMMARY

- New PA with NXP AFT05MS031G LDMOS power FET instead Mitsubishi module
- FET is 30W capable with loading set for 20W output
- Internal filtering: harmonics < -80 dBc
- Max gain: +48 dB with input pad set to 0 dB
- Negative FB on final provides very stable operation
- Internal or external bias (jumper) options
- 2.5" x 1.85" (0.04" FR4) board