A COMPACT, HIGH GAIN, 2-20GHz MMIC AMPLIFIER

T. Apel and S. Ludvik

(415) 962-6598 and (415) 962-6808
FAX: (415) 962-6833

Teledyne Monolithic Microwave
1274 Terra Bella Ave.
Mountain View, CA 94043

ABSTRACT

Rapid maturing of MMIC technology during the past few years, both in process and design tools, has allowed greatly increased circuit densities while achieving high performance levels. This trend has been key to realizing full cost/performance benefits inherent in MMIC technology.

This paper describes an advanced MMIC amplifier providing a 20 dB gain block over the 2-20 GHz frequency range. The chip requires only three external bias capacitors and is well suited to automatic assembly. By simultaneously offering improved gain, power, and circuit density in the 2-20 GHz range, a significant advancement in single chip performance has been achieved.

INTRODUCTION

Broadband gain chips have been a subject of interest for some time [1,2,3, and 4]. Previous efforts have been compromises between gain power and noise figure. Most efforts have lacked adequate attention to integration of bias circuitry. To provide systems acceptance, the challenge is to simultaneously provide superior gain, power, and noise performance within an affordable chip area. Affordability also requires integrated bias circuitry for low cost assemblies. Goals in the TMM9001/TMM9002 development were targeted to meeting these requirements.

* This work was supported by the Raytheon/Texas Instrument Joint Venture as part of the MIMIC Phase I Program, NAVAIR Contract N00019-88-C-0218.

The TMM9001/TMM9002 chips are shown in Figures 1 and 2. Two foundry design were executed. The TMM9001 was designed for the TI process and the TMM9002 in the Raytheon process.

Topologically, the chips have three stages of distributed amplification. The first two stages use dual gate FETs (four cells/stage), while the TMM9001 final stage is comprised of three cells with single gate FETs (TMM9002 utilizes dual gate FETs in the final stage).

Fig. 1 TMM9001 Wideband Driver (TI Process).
The total gate width in the three stage chip is 2.85 mm. A 0.5 mm input stage drives a 1.0 mm second stage, followed by a 1.35 mm final.

Good power performance was obtained by limiting the number of distributed sections in the output stage to three, in order to provide more uniform power loading. A slight step (taper) to the drain line effective impedance is also present. Gate drive voltage uniformity is achieved by series capacitors in the final and an m-derived gate network in the second stage. Single-gate FETs in the third stage also provide a power advantage over a dual-gate FET final.

Simulations were run on S-Compact/Harmonica and Touchstone/Libra. Dual-gate FET were modeled as non-identical cascode single-gate FETs pairs.

Stability has been addressed in several regimes: in/near band (Rollet's) stability margin, UHF stability due to bias de-coupling, and mm-wave stability in dual-gate FET stages. Stable performance has been demonstrated over the full -54C to +90C temperature range by TMM9001 chips processed from over 100 wafers. Mesa resistor and gap capacitor loading of dual-gate drains provides stability at mm-wave frequencies. Feedback in the 0.3-1.0 GHz range through the...
bias circuitry was minimized by design (with some resistive loading). Verification of bias circuit effects required a full nodal representation of the entire chip instead of the more typical cascading of stages. Another advantage of this complete representation, is simulation of electrostatic coupling effects between adjacent circuit blocks can be implemented.

COUPLING ANALYSIS

A novel design methodology to account for coupling effects, which become significant in tightly packed chips, has been demonstrated. The technique utilizes a perturbation approach in which a full nodal description of the chip simulates proximity effects using an electrostatic cross-coupling approximation. Figure 4 illustrates the representation of these coupling effects, for a portion of the chip, as discrete capacitors. The method accurately represents coupled microstrip lines of short length by uncoupled lines joined by a coupling capacitor. In this manner, 2 nodes per coupled section are required instead of 4. It is also significant that coupling effects can be represented algebraically for real time optimization. The perturbation approach to circuit coupling has been found to be accurate and computationally efficient.

Fig. 4 Parasitic Coupling Representation.

BIAS NETWORK AND GAIN CONTROL

Design features include fully integrated bias networks that provide stable operation over -54 to +85C and a wide dynamic range of control exceeding 25 dB. The gain control scheme was designed to minimize degradation of output power as gain is turned down. All bias and gain control circuitry are explicitly represented in the net-list.

Variable gain amplifiers controlled by dual-gate FETs can suffer from severe power loss as gain is reduced, due to current starvation. Our approach was to distribute the control over the first two stages, with more gain control effected in the first stage. Additionally, full power performance in the final stage was maintained through fixed bias. Gain control voltage variations are passed through to both gates 1 and 2 of the first stage; but, only to gate 2 of the second stage.

MEASUREMENT PERFORMANCE

A summary of chip RF performance is shown in Figures 5 through 10. The predicted first pass response is in excellent agreement with test results.

Fig. 5 TMM9001 P-1db vs Temperature.

Fig. 6 TMM9001 Noise Fig. vs Temperature.
Typical small signal gain is +24 dB. Power performance is +23 dBm at one dB compression and typical saturated power of +25 dBm. Input and output return loss are typically better than -10 dB. At the optimum noise bias, the noise figure ranges from 4 dB over much of the band to 7.5 dB at the high frequency corner.

CONCLUSIONS

The reported level of circuit density, including integrated bias networks, with typical gains of 24 dB and power levels of +23 dBm over decade bandwidth is a significant advance in single chip performance. The demonstrated chip performance highlights the major developments in design technology and foundry process during the past few years, in extending performance capability and repeatability of complex MMIC Circuits.

ACKNOWLEDGEMENT

This work was made possible through the Raytheon/TI Joint Venture as part of the MIMIC Phase-I Program. We gratefully acknowledge the efforts of R. Schumovich, P. Bacon (Raytheon) who provided a very smooth interface with the Raytheon foundry. Ray Schumovich significantly contributed to the timely success of the Raytheon design translation. Bret Small and Steve Nicholas assisted with the TI foundry interface. Larry Wood (Teledyne) also assisted with data translation and checking.

REFERENCES